Endterm Exam(ple)

Computer Organisation



Please read the following information carefully!

- On a real exam, this is gonna be full of info you should read.
- \bullet It should take you 90 minutes to complete this practice exam.
- The answers provided are meant for checking your results, not as example answers. We expect you to show your work and provide full explanations and calculations for your answers.

to a	points) The Coati are playing an online game called "Among them" with Taico. The purpose of game is to find the imposter IO device on a bus with many devices. All normal devices respond 16-bit address ignoring two address lines; which 2 lines differs per device. The imposter tries to I secret data and thus listens to more addresses (ignores more address lines).
	first address to appear on the bus is: OxBABF. The following devices respond
	A
	В
$Th\epsilon$	next address that appears on the bus is: OxBABE. The following devices respond:
	В
	C
•	next address that appears on the bus is: ${\tt OxBACE}.$ The following devices respond: C D
	next address that appears on the bus is: OxBACF. The following devices respond: D
Taic	to now calls for an emergency meeting. Which device do you think is the imposter and why?
Thi	points) Consider a byte-addressable, 4-way set-associative cache with 64 blocks of 64 bytes each. Se cache serves a 2 MiB byte-addressable main memory. Show your work for each subquestion.
Thi	s cache serves a 2 MiB byte-addressable main memory. Show your work for each subquestion. How many bits are needed to address each byte within a block?
Thi	s cache serves a 2 MiB byte-addressable main memory. Show your work for each subquestion. How many bits are needed to address each byte within a block?
Thi	s cache serves a 2 MiB byte-addressable main memory. Show your work for each subquestion. How many bits are needed to address each byte within a block?
Thi (a)	s cache serves a 2 MiB byte-addressable main memory. Show your work for each subquestion.
Thi (a)	s cache serves a 2 MiB byte-addressable main memory. Show your work for each subquestion. How many bits are needed to address each byte within a block? (a)
Thi (a)	How many bits are required to address each set? Show your work for each subquestion. (a) How many bits are required to address each set?
Thi (a)	How many bits are required to address each set? Show your work for each subquestion. (a) How many bits are required to address each set?


	(c) How many bits are required for the tag?
	(c)
3.	(450 points) Mark Owl, together with Hugo Owl and translator Irma Coati announced in the press conference at 19:30 total lockdown of the forest due to COVID-42.
	Padmé Owl is trying to protect the forest from COVID-42. To do this she is going to buy 1000 facial masks (one for each animal in the forest) at the Cora hypermarket which is 7 mins of flying from her home. Doing the actual shopping takes 7 minutes. Her husband Anakin Owl in the meanwhile goes to the CBA supermarket which is 3 minutes of flying from home to buy 1000 disinfecting lotions. The shopping takes 14 minutes. These masks and the lotions now need to be distributed before the total lockdown of the forest at 23:00 sharp when no one is allowed to walk or fly around the forest anymore. Distribution is done by the Coati; each coati can bring only one item to one animal in the forest and one roundtrip takes 5 minutes.
	How many Coati are needed to do the distribution? Show your work.
	3
4.	(425 points) Consider a CPU with a 15-stage pipeline. Assume that each stage takes one clock cycle to execute, and that conditional jumps are the only cause of pipeline stalls. The target address of a conditional jump is calculated in the fourth stage of the pipeline. Assume that 15% of the executed instructions are conditional jumps, and that the CPU does use branch prediction, which is correct 65% of the time. What is the average throughput of this CPU, in number of instructions per clock cycle? Show your
	work.
	4

		 Block 3 was hit. Block 5 was hit. 												
	`	,	cache replacement algorithm operations. The following t											
block	before	after												
0	001	010												
1	010	101												
2	101	111												
3	110	001												
4	100	110												
	011	011												
7	111	000												
ions occur?														
atching the late est hardware an formation. Iden (there could of	st present d your job tify what	tations by Po to is to make you think a	ear, DMA, MVideo, and A sure your TV channel does be the bits of misinformatic	Antel not on in										
Pear said that their new APhone 13 can also charge the headset if provided enough power via USB-C and that their phone is now 4x faster because it is now using SDRAM instead of SRAM. It comes with power adapter, wireless headset, replacable battery, and a new open-source operating system for just under 600 euro.														
	1 2 3 4 5 6 7 ions occur? w computer had atching the late est hardware an formation. Iden (there could of a formation. one 13 can also a 4x faster because	o 001 1 010 2 101 3 110 4 100 5 011 6 000 7 111 ions occur? w computer hardware jou atching the latest present est hardware and your jol formation. Identify what (there could of course also aformation. one 13 can also charge the 4x faster because it is not	o 001 010 1 010 101 2 101 111 3 110 001 4 100 110 5 011 011 6 000 100 7 111 000 ions occur? w computer hardware journalist for tatching the latest presentations by Peest hardware and your job is to make formation. Identify what you think and (there could of course also be none) and and one 13 can also charge the headset if presentation.	w computer hardware journalist for the highly esteemed Vulpes atching the latest presentations by Pear, DMA, MVideo, and A lest hardware and your job is to make sure your TV channel does formation. Identify what you think are the bits of misinformation (there could of course also be none) and explain why in a maximum aformation. one 13 can also charge the headset if provided enough power via US 4x faster because it is now using SDRAM instead of SRAM. It could be a sure your to the power via US 4x faster because it is now using SDRAM instead of SRAM. It could be a sure your to the power via US 4x faster because it is now using SDRAM instead of SRAM. It could be a sure your to the power via US 4x faster because it is now using SDRAM instead of SRAM. It could be a sure your to the power via US 4x faster because it is now using SDRAM instead of SRAM. It could be a sure your to the power via US 4x faster because it is now using SDRAM instead of SRAM. It could be a sure your to the power via US 4x faster because it is now using SDRAM instead of SRAM. It could be a sure your to the power via US 4x faster because it is now using SDRAM instead of SRAM. It could be a sure your to the power via US 4x faster because it is now using SDRAM instead of SRAM. It could be a sure your to the power via US 4x faster because it is now using SDRAM instead of SRAM.										

	Video's newest videocard now has 16 GiB of memory, 64 data lines and superfast GDDR7 memory ips with a 128Kx256 organisation. It can run Among Them with more than 60 frames per second!
	ntel's newest processor now has a new SSE5 instruction set, 8 MiB of caches, and to further improve deo playback they switched to non-interleaved memory.
an (R	50 points) For the following questions, assume that both the bus and register X are ALU inputs, d that accessing memory takes more than one clock cycle. Note: R2 uses register addressing and (1) uses register indirect addressing.
(8	a) Give the sequence of microinstructions that executes the instruction $R1 \leftarrow R2 + (R1)$ in the least amount of time.
(1	b) Explain why your solution takes the least amount of time.

8.	GiB that	of m	emo e tab	ory, a ole e	and ntrie	addı es ar	ress e by	spa /te-a	ces c align	of up ed a	to and	nat su 16 Ti contai 5? Sho	B. T n, n	his ar ext to	chite the	ectu	re u	ses	page	es of	8 K	iB. 7	Assu					
																				8								
9.	asser which He c	mbly. ch pip can cl	. In pelin hoos	orde e co e be stage	er to onfig etween	be a urat en: pelin	succion ion ie w	essf wou	ul, h ld b two	is b e m	$ \begin{array}{c} \text{ot n} \\ \text{ost } \\ \text{ode} \end{array} $	and heeds to the continuous transfer and	o be al fo whe	e fast. or the ere ea	He piece	has e of tage	ther cod	refor e de xes 1	e de fine	ecide d be cle t	ed to low.	inve	estig	ate				
	2.	A fo	_	$tag\epsilon$	e pip	elin						tall. 7 unit w										СР	U ha	s a				
	Both	ı CP	Us h	ave	one	ranc	l for	war	ding																			
					-				_		nec	is as	follo	W.C.														
. Г	1116							UHC	ье р	треп	ines	15 a5 .	10110	ws.														
$\begin{bmatrix} 1 \\ 2 \\ 3 \\ 4 \end{bmatrix}$			move subc	q (%	rbx), %																						
	Calculate the execution time for both and advise Otto on which system to go for.																											
																					****	ala f	011 6	****				
Motivate your answer by filling in the pipeline tables and showing your work relevant calculations.										IK I	OI a	шу																
	_											-																
	-		1	2	3	4	5	6	7	8	9	-			1	2	3	4	5	6	7	8	9					
	-	I1										-		I1														
	}	I2 I3												I2 I3														
	L	13					1					J		13			C-			<u> </u>								
System 1 System									em 2	. 4																		

10. (400 points) Consider a memory which uses a ternary system instead of the standard binary. This means that a 'trit' (similar to a binary 'bit') can hold the values 0, 1, or 2. In this organisation, a 'tryte' (similar to a binary 'byte') is made up of 9 trits (or 3^2 trits).



Our memory has a 2187xA, tryte-addressable organisation. There are 2 address lines at B.

(a) How many address lines are there at C? Show your work.

		(a)
(1.)		
(b)	How many data lines (A) are there? Explain your answer.	
		(b)

End of exam.